



|   |                |              |                                     |   |
|---|----------------|--------------|-------------------------------------|---|
| Title <b>"Laureline" GPS NTP Server</b> |                |              | partially<br>stapled<br>productions | Cannot open file<br>D:\Users\RadiganConah<br>er\Documents\circuits\alib<br>\Templates\oshwblock.bm<br>n |
| Size: A4                                | Number: 1      | Revision: 7  |                                     |   |
| Date: 2014-05-26                        | Time: 19:59:34 | Sheet 2 of 3 | partiallystapled.com                |   |
| File: ethernet.SchDoc                   |                |              |                                     |   |




|   |                |              |
|---|----------------|--------------|
| Title <b>"Laureline" GPS NTP Server</b> |                |              |
| Size: A4                                | Number: 1      | Revision: 7  |
| Date: 2014-05-26                        | Time: 19:59:34 | Sheet 3 of 3 |
| File: receiver.SchDoc                   |                |              |

partially  
stapled  
productions  
partiallystapled.com

Cannot open file  
D:\Users\RadiganConagher\Documents\circuits\alib\Templates\oshwblock.bm



Laureline GPS NTP Server  
rev.7.1 2014-05  
partiallystapled.com



nRST  
SHD  
GND  
SCK  
+3.3

# Design Rules Verification Report

Filename : D:\AD10\projects\laureline\hw\board.PcbDoc

Warnings 0  
Rule Violations 0

| Warnings |   |
|----------|---|
| Total    | 0 |

| Rule Violations   |   |
|---|---|
| Width Constraint (Min=0.152mm) (Max=0.203mm) (Preferred=0.203mm) (InNet('GND'))           | 0 |
| Net Antennae (Tolerance=25.4mm) (InNet('VANT'))   | 0 |
| Clearance Constraint (Gap=0.457mm) ((InDifferentialPairClass('All Differential Pairs') OR | 0 |
| Short-Circuit Constraint (Allowed=Yes) (InNet('RAW')), (InNet('VANT'))                    | 0 |
| Minimum Annular Ring (Minimum=0.178mm) (All)  | 0 |
| Net Antennae (Tolerance=0mm) (All)  | 0 |
| Silk to Silk (Clearance=0mm) (All), (All)   | 0 |
| Silk To Solder Mask (Clearance=0mm) (IsPad), (All)  | 0 |
| Minimum Solder Mask Sliver (Gap=0.076mm) (All), (All)                                     | 0 |
| Hole To Hole Clearance (Gap=0.254mm) (All), (All)   | 0 |
| Hole Size Constraint (Min=0.025mm) (Max=10mm) (All)                                       | 0 |
| Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)                         | 0 |
| Width Constraint (Min=0.203mm) (Max=0.203mm) (Preferred=0.203mm) (All)                    | 0 |
| Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor                    | 0 |
| Width=0.254mm) Constraint ( All )   | 0 |
| Short-Circuit Constraint (Allowed=No) (All), (All)  | 0 |
| Clearance Constraint (Gap=0.254mm) (OnLayer('MidTop') or OnLayer('MidBot')), (All)        | 0 |
| Clearance Constraint (Gap=0.6mm) (InPolygon), (IsPad and OnMultiLayer and                 | 0 |
| Width Constraint (Min=0.328mm) (Max=0.328mm) (Preferred=0.328mm) (InNetClass('50R'))      | 0 |
| Clearance Constraint (Gap=0.152mm) (All), (All)   | 0 |
| Clearance Constraint (Gap=0.203mm) (Not IsPad), (Not InComponent('U7'))                   | 0 |
| Width Constraint (Min=0.203mm) (Max=0.406mm) (Preferred=0.203mm) (InNetClass('PWR'))      | 0 |
| Total   | 0 |

## Electrical Rules Check Report

| Class   | Document        | Message  |
|---------|-----------------|--|
| Warning | main.SchDoc     | Net E_MDC has no driving source (Pin U1-9,Pin U7-11)   |
| Warning | main.SchDoc     | Net E_NRST has no driving source (Pin U1-20,Pin U7-24)   |
| Warning | ethernet.SchDoc | Net E_TX_EN has no driving source (Pin U1-30,Pin U7-19)  |
| Warning | ethernet.SchDoc | Net E_TXD0 has no driving source (Pin U1-33,Pin U7-20)   |
| Warning | ethernet.SchDoc | Net NetC22_1 has no driving source (Pin C22-1,Pin U7-8,Pin Y2-2)   |
| Warning | ethernet.SchDoc | Net NetR20_2 has no driving source (Pin R20-2,Pin U7-9)  |
| Warning | main.SchDoc     | Net NRST has no driving source (Pin P2-5,Pin P3-3,Pin R2-2,Pin U1-7)   |
| Warning | main.SchDoc     | Net PPS1 has no driving source (Pin U1-37,Pin U5-2,Pin U8-3)   |
| Warning | main.SchDoc     | Net PPSEN has no driving source (Pin U1-40,Pin U5-1)   |
| Warning | main.SchDoc     | Net SCL has no driving source (Pin P10-1,Pin R7-1,Pin U1-58,Pin U3-1)  |
| Warning | main.SchDoc     | Nets Wire E_CRS_DV has multiple names (Net Label E_CRS_DV,Net Label E_CRS_DV,Sheet Entry ETH-CRS_DV(Output))     |
| Warning | main.SchDoc     | Nets Wire E_CRS_DV has multiple names (Sheet Entry ETH-CRS_DV(Output),Net Label E_CRS_DV,Net Label E_CRS_DV)     |
| Warning | main.SchDoc     | Nets Wire E_LED has multiple names (Net Label E_LED,Net Label E_LED,Sheet Entry ETH-LED(Input))                  |
| Warning | main.SchDoc     | Nets Wire E_LED has multiple names (Sheet Entry ETH-LED(Input),Net Label E_LED,Net Label E_LED)                  |
| Warning | main.SchDoc     | Nets Wire E_MDC has multiple names (Net Label E_MDC,Net Label E_MDC,Sheet Entry ETH-MDC(Input))                  |
| Warning | main.SchDoc     | Nets Wire E_MDC has multiple names (Sheet Entry ETH-MDC(Input),Net Label E_MDC,Net Label E_MDC)                  |
| Warning | main.SchDoc     | Nets Wire E_MDIO has multiple names (Net Label E_MDIO,Net Label E_MDIO,Sheet Entry ETH-MDIO(I/O))                |
| Warning | main.SchDoc     | Nets Wire E_MDIO has multiple names (Sheet Entry ETH-MDIO(I/O),Net Label E_MDIO,Net Label E_MDIO)                |
| Warning | main.SchDoc     | Nets Wire E_NRST has multiple names (Net Label E_NRST,Net Label E_NRST,Sheet Entry ETH-NRST(Input))              |
| Warning | main.SchDoc     | Nets Wire E_NRST has multiple names (Sheet Entry ETH-NRST(Input),Net Label E_NRST,Net Label E_NRST)              |
| Warning | main.SchDoc     | Nets Wire E_REF_CLK has multiple names (Net Label E_REF_CLK,Net Label E_REF_CLK,Sheet Entry ETH-REF_CLK(Output)) |
| Warning | main.SchDoc     | Nets Wire E_REF_CLK has multiple names (Sheet Entry ETH-REF_CLK(Output),Net Label E_REF_CLK,Net Label E_REF_CLK) |
| Warning | main.SchDoc     | Nets Wire E_RXD0 has multiple names (Net Label E_RXD0,Net Label E_RXD0,Sheet Entry ETH-RXD0(Output))             |
| Warning | main.SchDoc     | Nets Wire E_RXD0 has multiple names (Sheet Entry ETH-RXD0(Output),Net Label E_RXD0,Net Label E_RXD0)             |
| Warning | main.SchDoc     | Nets Wire E_RXD1 has multiple names (Net Label E_RXD1,Net Label E_RXD1,Sheet Entry ETH-RXD1(Output))             |
| Warning | main.SchDoc     | Nets Wire E_RXD1 has multiple names (Sheet Entry ETH-RXD1(Output),Net Label E_RXD1,Net Label E_RXD1)             |
| Warning | main.SchDoc     | Nets Wire E_TX_EN has multiple names (Net Label E_TX_EN,Net Label E_TX_EN,Sheet Entry ETH-TX_EN(Input))          |
| Warning | main.SchDoc     | Nets Wire E_TX_EN has multiple names (Sheet Entry ETH-TX_EN(Input),Net Label E_TX_EN,Net Label E_TX_EN)          |
| Warning | main.SchDoc     | Nets Wire E_TXD0 has multiple names (Net Label E_TXD0,Net Label E_TXD0,Sheet Entry ETH-TXD0(Input))              |
| Warning | main.SchDoc     | Nets Wire E_TXD0 has multiple names (Sheet Entry ETH-TXD0(Input),Net Label E_TXD0,Net Label E_TXD0)              |
| Warning | main.SchDoc     | Nets Wire E_TXD1 has multiple names (Net Label E_TXD1,Net Label E_TXD1,Sheet Entry ETH-TXD1(Input))              |
| Warning | main.SchDoc     | Nets Wire E_TXD1 has multiple names (Sheet Entry ETH-TXD1(Input),Net Label E_TXD1,Net Label E_TXD1)              |
| Warning | main.SchDoc     | Nets Wire PPS1 has multiple names (Net Label PPS1,Net Label PPS1,Net Label PPS1)                                 |
| Warning | main.SchDoc     | Nets Wire PPS1 has multiple names (Sheet Entry GPS-PPS(Output),Net Label PPS1,Net Label PPS1,Net Label PPS1)     |
| Warning | main.SchDoc     | Nets Wire RXD1 has multiple names (Net Label RXD1,Net Label RXD1,Sheet Entry GPS-TXD(Output))                    |
| Warning | main.SchDoc     | Nets Wire RXD1 has multiple names (Sheet Entry GPS-TXD(Output),Net Label RXD1,Net Label RXD1)                    |
| Warning | main.SchDoc     | Nets Wire TXD1 has multiple names (Net Label TXD1,Net Label TXD1,Sheet Entry GPS-RXD(Input))                     |

| <b>Class</b> | <b>Document</b> | <b>Message</b>   |
|--------------|-----------------|--|
| Warning      | main.SchDoc     | Nets Wire TXD1 has multiple names (Sheet Entry GPS-RXD(Input),Net Label TXD1,Net Label TXD1) |
| Warning      | ethernet.SchDoc | NetU7_12 contains IO Pin and Output Port objects (Port RXD1)                                 |
| Warning      | ethernet.SchDoc | NetU7_13 contains IO Pin and Output Port objects (Port RXD0)                                 |
| Warning      | ethernet.SchDoc | NetU7_15 contains IO Pin and Output Port objects (Port CRS_DV)                               |
| Warning      | ethernet.SchDoc | NetU7_16 contains IO Pin and Output Port objects (Port REF_CLK)                              |
| Warning      | ethernet.SchDoc | NetU7_17 contains IO Pin and Output Port objects (Port RXER)                                 |
| Warning      | ethernet.SchDoc | NetU7_18 contains IO Pin and Output Port objects (Port INT)                                  |
| Warning      | ethernet.SchDoc | NetU7_21 contains IO Pin and Input Port objects (Port TXD1)                                  |
| Warning      | main.SchDoc     | Net U_TX has no driving source (Pin U1-42,Pin U4-4)  |
| Warning      | main.SchDoc     | Unconnected Sheet Entry ETH-INT(Output) at 1020,140  |
| Warning      | main.SchDoc     | Unconnected Sheet Entry ETH-RXER(Output) at 1020,160   |